Learning Management System
Comprehensive training programs in VLSI, Simulation, and AI Automation to prepare you for semiconductor industry careers.
🔧
VLSI Project Tutorials Module
Hands-On Design and Verification Series
Welcome to the VLSI Project Tutorials Series – an immersive Learning Management System (LMS) module tailored for emerging semiconductor talent from Bangladesh, focusing on practical VLSI design, verification, and implementation skills. This series bridges foundational concepts to advanced projects, directly supporting career pathways in chip design, manufacturing, and packaging at industry giants like Nvidia, TSMC, Intel, and Samsung.
Key Learning Objectives:
- • Gain proficiency in tools like Verilog/VHDL for RTL design, ModelSim for simulation, and Xilinx Vivado for FPGA prototyping
- • Tackle real-world projects: Counters, adders, processors, and memory systems to address NPI challenges
- • Enhance data analysis and troubleshooting for cross-functional collaboration
- • Build a competitive portfolio with verified designs for global recruitment
Course Features:
- • 25 comprehensive video lessons
- • Hands-on Verilog/VHDL projects
- • Real-world semiconductor applications
- • FPGA prototyping exercises
- • Industry-relevant skill development
Pro Tip for Talent Pool Success: Integrate with TCAD simulations for full-stack design-to-fab workflows. Share verified projects in our community for endorsements from alumni at TSMC/Intel!
VLSI Lesson Curriculum (25 Lessons)
| # | Video Preview | Title | Preview (Key Focus) | Duration | Video Link |
|---|---|---|---|---|---|
| 1 | VLSI Project 1: Design and Implementation of 4 bit Up/Down Counter using Verilog | Start with basics: Code and simulate a bidirectional counter in Verilog, building RTL skills for digital logic in Samsung's interconnect processes. | ~15 min | Watch Now → | |
| 2 | VLSI Project 2: Design of 4 bit Binary to Gray Code Converter using Verilog | Conversion mastery: Implement B2G logic with testbenches, key for error-free data transmission in TSMC's advanced nodes. | ~12 min | Watch Now → | |
| 3 | VLSI Project 3: Design of 4 bit Gray to Binary Code Converter using Verilog | Reverse conversion: Verify G2B functionality, enhancing debugging for yield-sensitive manufacturing. | ~13 min | Watch Now → | |
| 4 | VLSI Project 4: Design of Full Adder using Verilog | Adder fundamentals: Gate-level to behavioral modeling, foundational for arithmetic units in Intel processors. | ~10 min | Watch Now → | |
| 5 | VLSI Project 5: Design of Full Adder using Verilog with Testbench | Testbench integration: Simulate carry propagation, crucial for reliable NPI at Rapidus' 2nm ops. | ~14 min | Watch Now → | |
| 6 | VLSI Project 6: Design of 4 bit Parallel Adder using Verilog | Scalable addition: Ripple-carry design for multi-bit ops, optimizing cycle times in chip packaging. | ~16 min | Watch Now → | |
| 7 | VLSI Project 7: Design of 4 bit Serial Adder using Verilog | Serial processing: Shift-register based addition, ideal for low-power variants in Nvidia's GPU designs. | ~18 min | Watch Now → | |
| 8 | VLSI Project 8: Design of 8 bit Comparator using Verilog | Magnitude comparison: Equality/inequality logic, supporting data integrity in memory integration. | ~11 min | Watch Now → | |
| 9 | VLSI Project 9: Design of 16 bit Comparator using Verilog | Extended comparator: Bit-slice approach for efficiency, aligning with 8D problem-solving at Samsung. | ~15 min | Watch Now → | |
| 10 | VLSI Project 10: Design of Multiplexer and Demultiplexer using Verilog | MUX/DEMUX essentials: Data routing simulation, vital for interconnects in planar MOSFET fabs. | ~17 min | Watch Now → | |
| 11 | VLSI Project 11: Design of 2 to 4 Decoder and 4 to 2 Encoder using Verilog | Decoder/Encoder pair: Address decoding for control logic, enhancing process margin analysis. | ~14 min | Watch Now → | |
| 12 | VLSI Project 12: Design of 8 to 3 Encoder using Verilog | Priority encoding: Handle multiple inputs, useful for fault detection in yield improvements. | ~12 min | Watch Now → | |
| 13 | VLSI Project 13: Design of Carry Look Ahead Adder using Verilog | CLA acceleration: Propagate carries faster, targeting high-speed designs at TSMC. | ~20 min | Watch Now → | |
| 14 | VLSI Project 14: Design of 4 bit Multiplier using Verilog | Booth multiplication: Array-based for 4-bit results, core to DSP blocks in Intel chips. | ~19 min | Watch Now → | |
| 15 | VLSI Project 15: Design of Traffic Light Controller using Verilog | FSM-based controller: State machine for sequencing, applying to real-time systems in packaging. | ~22 min | Watch Now → | |
| 16 | VLSI Project 16: Design of Vending Machine Controller using Verilog | Mealy FSM vending: Input-output mapping for transaction logic, simulating reliability scenarios. | ~21 min | Watch Now → | |
| 17 | VLSI Project 17: Design of RAM using Verilog | Synchronous RAM: Read/write operations with addressing, key for memory integration in 3nm tech. | ~16 min | Watch Now → | |
| 18 | VLSI Project 18: Design of ROM using Verilog | Read-only memory: Initialization and access, supporting firmware in Nvidia's embedded systems. | ~13 min | Watch Now → | |
| 19 | VLSI Project 19: Design of 8 bit RISC Processor using Verilog | Simple RISC pipeline: ALU, registers, control unit – stepping to processor design for global fabs. | ~25 min | Watch Now → | |
| 20 | VLSI Project 20: Design of ALU using Verilog | Arithmetic Logic Unit: Multi-operation support, central to performance tuning in Rapidus projects. | ~18 min | Watch Now → | |
| 21 | VLSI Project 21: Design of Shift Register using Verilog | Serial/parallel shifts: Universal register for data manipulation, aiding troubleshooting. | ~15 min | Watch Now → | |
| 22 | VLSI Project 22: Design of Sequence Detector using Verilog | Overlapping sequence detection: Mealy/Moore FSMs for pattern recognition in verification. | ~17 min | Watch Now → | |
| 23 | VLSI Project 23: Design of FIFO using Verilog | First-In-First-Out buffer: Pointer-based for queuing, essential for async interfaces. | ~20 min | Watch Now → | |
| 24 | VLSI Project 24: Design of Barrel Shifter using Verilog | Logarithmic shifter: Efficient bit rotation, optimizing for high-throughput in Samsung KPIs. | ~19 min | Watch Now → | |
| 25 | VLSI Project 25: Design of CRC Generator using Verilog | Cyclic Redundancy Check: Polynomial division for error detection, bolstering packaging reliability. | ~23 min | Watch Now → |
Next Steps in Your Talent Journey
Assessment
Post-Lesson 19, implement an 8-bit RISC and verify in ModelSim – upload to our platform for expert review.
Certification Path
Finish the series for a "VLSI Design Badge," showcasing RTL-to-FPGA skills for Nvidia/TSMC applications.
Resource Augmentation
Combine with TCAD for hybrid simulations; join live sessions for 1:1 guidance from industry mentors.
Dive in to transform your skills into global opportunities – powering Bangladesh's rise in silicon innovation! Need custom projects? Let's connect.